{"server":{"$schema":"https://static.modelcontextprotocol.io/schemas/2025-09-29/server.schema.json","_meta":{"io.mcpregistry/tags":[],"io.mcpregistry/tools":[],"io.mcpregistry/transport":"stdio"},"description":"AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.","name":"io.neosyn/neosyn-fpga-mcp","packages":[{"environmentVariables":[{"isRequired":true,"isSecret":false,"name":"CG_JAR"}],"identifier":"neosyn-fpga-mcp","registryType":"pypi","transport":{"type":"stdio"},"version":"1.1.2"}],"repository":{"source":"github","url":"https://github.com/Neosyn-Logic/cg-agent-kit"},"title":"neosyn fpga mcp","version":"1.1.2"},"_meta":{"io.mcpregistry/official":{"status":"active","origin":"official","updated_at":"2026-09-20T15:57:29Z","synced_at":"2026-09-22T03:57:44.503431Z","is_latest":true,"published_at":"2026-09-20T15:57:29Z"}}}